

Compal Confidential

Kabylake-U M/B Schematics Document

Intel ULV Processor with DDR4 SODIMMx2

Date : 2016/05/11

Version : 0.2 (PV phase)


Project : *Diner_Crepe1.1(15")*

BDL50 : LA-D707P

(Modified Source:LA-D704PR20_2016-04-20)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
Size	Document	Number	Rev		
Custom	LA-D707P		v0.2		
Date:		Wednesday, May 11, 2016		Sheet	1 of 60

Compal Confidential

Model Name : **Diner_Crepe1.1(15")**File Name : **LA-D707P**


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D707P
				Date: Wednesday, May 11, 2016	Sheet 2 of 60

G3->S0

S0->S3/DS3

S0/DS3->S0

S0->S5



SOC_DP1_CTRL_DATA(Internal Pull Down):

Display Port B Detected

0 = Port B is not detected.

1 = Port B is detected.

SOC_DP2_CTRL_DATA(Internal Pull Down):

Display Port C Detected

0 = Port C is not detected.

1 = Port C is detected.


<HDMI>

<eDP to CRT>



<DB> DP port C enable

<eDP>

<DB> Check



COMPENSATION PU FOR eDP

CAD note:
Trace width=20 mils,Spacing=25mil,Max length=100mils



Security Classification	Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-D707P
Date: Wednesday, May 11, 2016				Sheet 5 of 60

Interleaved Memory

Interleaved Memory


<Cocoa 1020>

PDG#543016, ODT: CPU side no connect, DRAM side connect to VDDQ (Memory down); FET+R (SO-DIMM)



SB00000QJ00,S TR DRC511E0L NPN SOT323-3


SKL-U DDR4 SODIMM VREF-CA Overview



Notes: 1. To enable easy route, at DDR4 systems, DDR1_VREF_DQ is used as VREF_CA for Channel B.


Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			
<p>Compal Electronics, Inc.</p> <p>SKL-U(2/12)DDR4III</p> <p>LA-D707P</p> <p>Date: Wednesday, May 11, 2016 Sheet 6 of 80</p>			

SML0ALERT# (Internal Pull Down):
 eSPI or LPC
 0 = LPC is selected for EC --> For KB9022/9032 Use
 1 = eSPI is selected for EC --> For KB9032 Only.





SMB
 (Link to XDP, DDR, TP)

SML1
 (Link to EC, DGPU, LAN, Thermal Sensor)





11/28_Follow Intel check list, add PU res

Source From





SPI ROM (8MByte Only)



RON SA000046400 S IC FL 64M EN25Q64-10481P SOP 8P
 NXCIC SA000060100 S IC FL 64M N25Q64FV382T-10G SOP 8P
 WINBOND SA000039A30 S IC FL 64M W25Q64FV382T-10G SOP 8P
 Micron SA000051100 S IC FL 64M N25Q64A1382SOP SOP 8P


ENE Fixed Code Block Diagram




<Cocoa 1020>
 add level shift

<DB> PWR Rail

11/28_Change PWR rail from +3VS to +3V_PRIM





From WW36 MOW for SKL-U ES sample





Follow 543016_SKL_U_Y_PDG_0_9

Security Classification		Compal Secret Data		Title	
Issued Date	2014/12/11	Deciphered Date	2015/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(3/12)SPI,ESPI,SMB,LPC	
Size	Document Number	Rev		v0.2	
Customer	LA-D707P				
Date	Wednesday, May 11, 2016	Sheet	7	of 60	




Security Classification		Compal Secret Data		Compal Electronics, Inc. SKL-U(4/12)HDA,EMMC,SDIO,CSI2	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	v0.2
				LA-D707P	
Date:	Wednesday, May 11, 2016	Sheet	8	of	80





1 = LPC Mode



20

<DB> Change to 0.22uF for Gen3


PEG

LAN

WLAN

HDD

ODD



UC1H

SKL-U

Rev_0.53

PCIE/USB3/SATA

SSIC / USB3

USB3_1_RXN H8
USB3_1_RXP G8
USB3_1_TXN C13
USB3_1_TXP D13

USB3_2_RXN/SSIC_1_RXN J6
USB3_2_RXP/SSIC_1_RXP H6
USB3_2_TXN/SSIC_1_TXN B13
USB3_2_TXP/SSIC_1_TXP A13

USB3_3_RXN/SSIC_2_RXN J10
USB3_3_RXP/SSIC_2_RXP H10
USB3_3_TXN/SSIC_2_TXN B15
USB3_3_TXP/SSIC_2_TXP A15

USB3_4_RXN E10
USB3_4_RXP C15
USB3_4_TXN D15

USB2N_1 AB9
USB2P_1 AB10
USB2N_2 AD6
USB2P_2 AD7

USB2N_3 AH3
USB2P_3 AJ3
USB2N_4 AD9
USB2P_4 AD10

USB2N_5 AJ1
USB2P_5 AJ2
USB2N_6 AF6
USB2P_6 AF7

USB2N_7 AH1
USB2P_7 AH2
USB2N_8 AF8
USB2P_8 AF9

USB2N_9 AG1
USB2P_9 AG2
USB2N_10 AH7
USB2P_10 AH8

USB2_COMP AB6
USB2_ID AG3
USB2_VBUSSENSE AG4

GPP_E9/USB2_OC# A9
GPP_E10/USB2_OC1# C9
GPP_E11/USB2_OC2# D9
GPP_E12/USB2_OC3# B9

GPP_E4/DEVSLP0 J1
GPP_E5/DEVSLP1 J2
GPP_E6/DEVSLP2 J3

GPP_E0/SATAXP/PCIE0/SATAGP0 H2
GPP_E1/SATAXP/PCIE1/SATAGP1 H3
GPP_E2/SATAXP/PCIE2/SATAGP2 H4

GPP_E8/SATALED# H1

USB3_RX1_N <31>
USB3_RX1_P <31>
USB3_TX1_N <31>
USB3_TX1_P <31>

USB2.0/USB3.0

USB2.0/USB3.0

USB2.0


USB2.0 (on small board)

WLAN

Camera

Touch Screen

Card Reader



T291 TP@ XDP_PRDY#
T154 TP@ XDP_PREQ#
T154 TP@ SOC_GPIOA7

<SI> follow EDS to add 1K ohm PD

USB2_ID RC20 1 2 0 0402 5%

USB2_VBUSSENSE RC21 1 2 0 0402 5%


DEVSLP0 T243 TP@

DEVSLP1 T241 TP@

SATA_GP0 ODD_PLUG# <30>




SATA_LED# SATA_LED# <33>

High Speed I/O (HSIO) Lane Multiplexing in SKL U



When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.


GPIO	DEVICE CONTROL
USB_OC0#	USB2 Port 1 and Port 2
USB_OC1#	USB2 Port 3
USB_OC2#	NA
USB_OC3#	NA
DEVSLP0	NA
DEVSLP1	NGFF SSD KEY B
DEVSLP2	NA
SATA_GP0	NA
SATA_GP1	NA
SATA_GP2	ODD_PLUG#




1128_Add pull high resistor

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	SKL-U(7/12)PCIE,USB,SATA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D707P
				Date	Wednesday, May 11, 2016
				Sheet	11 of 60
				Rev	v0.2


+1.0V_PRIM TO +1.0V_VCCSTU






+1.0V_PRIM TO +1.0VS_VCCSTG / +1.0VS_VCCIO




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2014/12/11		Deciphered Date		2015/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				SKL-U(8/12)Power			
				LA-D707P			
Size		Document		Number		Rev	
Custom						v0.2	
Date:				Wednesday, May 11, 2016		Sheet 12 of 60	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	v0.2
				Date:	Wednesday, May 11, 2016
				Sheet	14 of 60




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(11/12)GND	
Size	Document	Number	Rev	v0.2	
Custom	LA-D707P		Date:	Wednesday, May 11, 2016	Sheet 15 of 60



CHANNEL-A

REVERSE TYPE (5.2 mm)


TOP: JDIMM1 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL A :
WRITE ADDRESS: 0XA0
READ ADDRESS: 0XA1
SA0 = 0; SA1 = 0; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM1.257,259


Layout Note:
Place near JDIMM1.258




Layout Note:
PLACE THE CAP near JDIMM1. 164




Layout Note:
Place near JDIMM1



Interleaved Memory



Part Number: LTCX0069GA0
Part Value: S SOCKET FOX AS0A827-H2RB-7H 260P DDR4



Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00

Part Number: SF000006S00


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/03	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P18-DDRIV CHA: DIMM0	
				Size	Document Number
				LA-D707P	
				Date	Wednesday, May 11, 2016
				Sheet	17 of 60

CHANNEL-B

STD (5.2 mm)

TOP: JDIMM2 CONN Non-ECC DIMM



Interleaved Memory




SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS: 0XA4
READ ADDRESS: 0XA3
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM2.257,259



Layout Note:
Place near JDIMM2.258




Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM2



Layout Note:
Place near JDIMM2



Part Number: LTCX0069FA0
Part Value: S SOCKET FOX AS0A827-H2SB-7H 260P DDR4



VREF traces should be at least 20 mils
wide with 20 mils spacing to other
signals

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/03	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P19-DDRIV CHB: DIMM0	
				Size	Document Number
				LA-D707P	
				Date:	Rev
				Wednesday, May 11, 2016	v0.2
				Sheet	18 of 60

<CPU CTRL>



RTD2132 SMBus revrse to PCH

<7,10,22,26,37>	EC_SMB_CLK2	RT193	1	2	0	0201_5%	CI1CSCL1
<7,10,22,26,37>	EC_SMB_DA2	RT194	1	2	0	0201_5%	CI1CSDA1
<7,17,18,22>	PCH_SMBCLK	RT195	1	2	0	0201_5%	
<7,17,18,22>	PCH_SMBDATA	RT196	1	2	0	0201_5%	

Layout notes
CC97-CC102 must closed to connector

<S>	EDP_CPU_AUX_C	CT102	1	2	.1U_0402_16V7K	EDP_CPU_AUX
<S>	EDP_CPU_AUX#_C	CT101	1	2	.1U_0402_16V7K	EDP_CPU_AUX#
<S>	EDP_CPU_LANE_P0_C	CT98	1	2	.1U_0402_16V7K	EDP_CPU_LANE_P0
<S>	EDP_CPU_LANE_N0_C	CT97	1	2	.1U_0402_16V7K	EDP_CPU_LANE_N0
<S>	EDP_CPU_LANE_P1_C	CT103	1	2	.1U_0402_16V7K	EDP_CPU_LANE_P1
<S>	EDP_CPU_LANE_N1_C	CT100	1	2	.1U_0402_16V7K	EDP_CPU_LANE_N1

DB phase :
add eDP Lan1 for FHD
20141117

<CPU by PASS eDP>

<eDP to connector>



Layout notes
RP6 RP9 RP10 must closed to connector


EDP_CPU_LANE_P1	1	2	0_0402_5%	LVDS_TXP1_LP1	<20>
EDP_CPU_LANE_N1	1	2	0_0402_5%	LVDS_TXN1_LN1	<20>

DB phase :
add eDP Lan1 for FHD
20141117

Layout notes
RT16-RT19 must closed to connector


<LVDS Panel>

PD 100K on LVDS page


<RTS2132>
<EC CTRL>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/3/1	Deciphered Date	2015/3/1	Title	LVDS Translator-RTD2132N
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D707P	Rev v0.2
				Date:	Wednesday, May 11, 2016
				Sheet	19 of 60

<CPU>





<Diner SI> change to 8.2 ohm and parallel 0.47p by EMI request
 <PV> change to 10 ohm by EMI request
 <DB> Delete Choke add parallel 150ohm






HDMI Chock 2nd : SM070003K00

Layout notes
40 mils


W=40mils



DB phase :
 For ESD request
 20141117






HDMI Conn.




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/06/29		Deciphered Date		2011/06/29		Title	
										HDMI Conn/Level shift	
										LA-D707P	
										Rev v0.2	
										Date: Wednesday, May 11, 2016	
										Sheet 21 of 60	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



For Power consumption Measurement



<S> change to +HDMI_CRT_5V for SVTP test fail



Part Number = SA000077L00



Embedded LDO

Select VCCK_V12 source from external 1.2V or embedded LDO


LDO_EN(PIN21)	
0	1
VCCK_V12 from External 1.2V	VCCK_V12 from Embedded LDO

Mode Configure Table(Power On Latch)


		POL1_SDA(PIN22)	
		0	1
POL2_SCL(PIN23)	0	X	EP MODE
	1	ROM ONLY MODE	EEPROM MODE

RTD2168 Supports three operation mode for system design.
Reserve 4.7K resistor pull high/low for mode selection

ROM ONLY Mode : PIN22 pull low, PIN23 pull high
EP Mode : PIN22 pull high, PIN23 pull low
EEPROM Mode : PIN22 pull high, PIN23 pull high





CRT Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/18	Deciphered Date	2015/02/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Docu ID		Rev	
LA-1707P		1		v0.2	
Date		Wednesday, May 11, 2016		Sheet	
1		22		31	
2		3		4	


+LAN_VDD_3V3 Rising time
need>0.5ms and <100ms



CL9 & CL5 close to UL1: Pin 11,32
CL19 close to UL1: Pin 32
CL20 close to UL1: Pin 11
CL10 & CL16 close to UL1: Pin 23


Swap P/N 08/16

SP050005L00 Footprint



2016-03-03: Change Single Source
(SP050008V00) 10/100
(SP050008Y00) Giga


11/17 reserver for ESD request




power rail need to check

power rail need to check

8/15 Change to LDO Mode



8151/8166 Co-Lay



(SA000063500) 8166GSH 10/100
(SA000084700) 8111HSH-CG Giga

LDO mode	Switching mode
LL1	SMT
CL21	SMT
LL2	@
CL8, CL23	@


CL13 & CL15 close UL1 Pin22
CL14 & CL27 close UL1 Pin30

Place CL11-CL12 close UL1 Pin 3,8

LL2, CL8, CL23 for 8161
CL8 & CL18 close LL2


+LAN_VDD_3V3=40mil
+VDDREG=40mil
+LAN_REGOUT=60mil

EC control 08/17 Add 0ohm




11/18 modify vendor review results

11/15 change CONN.



CR RTS5237S move to S/B

Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2013/02/26	LAN 8151/8166 CR RTS5238
Deciphered Date	2015/07/08	Document Number
		LA-D707P
		Rev v0.2
		Date: Wednesday, May 11, 2016
		Sheet 23 of 60






WIN 7 Debug Solution

Option 1 : For Closed Chassis Platforms




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D707P
				Date:	Wednesday, May 11, 2016
				Sheet	25 of 60
				Rev	v0.2

TP Button BD Connector

2014-11-24
BOM control

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB/TP	
				Size B	Document Number
				LA-D707P	
Date: Wednesday, May 11, 2016		Sheet 27 of 60		Rev v0.2	

TPM2.0



Screw Hole



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Wednesday, May 11, 2016
				Sheet	28 of 60
				Rev	v0.2

BOM control


Platform	Silego P/N	Compal PN	25MHz(A)	32.768KHz	24MHz(B)	27MHz	8MHz	Remark
Intel ULT UMA	SLG3NB3455VTR	SA00008IQ00	1	1	1	X	X	GCLKUMA@
Intel ULT Dis	SLG3NB3456VTR	SA00008J800	1	1	1	1	X	GCLKPX@

Base on A32 32.768KHz use 10ppm, G-CLK 25MHz X'TAL use 10ppm.



2.5" SATA HDD

<PV> change short pad




<11> SATA_PT_X_DRX_P0
<11> SATA_PT_X_DRX_N0
<11> SATA_PR_X_DTX_N0
<11> SATA_PR_X_DTX_P0

C155 1 2 0.01U 0402 16V7K
C156 1 2 0.01U 0402 16V7K
C153 1 2 0.01U 0402 16V7K
C154 1 2 0.01U 0402 16V7K


<20,21,24,26,27,34,35,52,53,56> +5VS
<12,13,20,27,31,33,35,38,48,49> +5VALW
<7,13,20,23,26,27,33,35,48,49,50,51,55> +3VALW
<32> +3VS_WLAN_R

<DB> change JHDD pin define

<SI> add 470p for EMI issue



2.5" SATA ODD



+5VS_ODD

+3VS_WLAN_R

<11> ODD_PLUG#

<11> SATA_PT_X_DRX_P1
<11> SATA_PT_X_DRX_N1
<11> SATA_PR_X_DTX_N1
<11> SATA_PR_X_DTX_P1


CS11 2 1 0.01U 0402 16V7K
CS14 2 1 0.01U 0402 16V7K
CS15 2 1 0.01U 0402 16V7K
CS18 2 1 0.01U 0402 16V7K

SATA_PT_X_DRX_P1
SATA_PT_X_DRX_N1
SATA_PR_X_DTX_N1
SATA_PR_X_DTX_P1


CONN@ JODD

SP01001A100


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPARTMENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD Conn	
Size B		Document Number		Rev v0.2	
Date:		Wednesday, May 11, 2016		Sheet 30 of 60	



USB2.0 port x 1




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title USB 3.0/2.0 conn			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				B	LA-D707P	v0.2	
				Date	Wednesday, May 11, 2016	Sheet 31 of 60	



Unpop QB4 and RL23 for not support OBFF

Security Classification		Compal Secret Data		Compal Electronics, Inc.									
Issued Date		2013/02/26		Deciphered Date		2015/07/08		Title					
								WLAN-BT					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number		Rev	
										LA-D707P		v0.2	
								Date:		Wednesday, May 11, 2016		Sheet	


Power Button Connector





IO BD Connector (USB2.0, Card reader, HDD & PWR LED)

<13,26,46,47,48> +3VL
<12,13,20,27,30,31,35,38,48,49> +5VALW
<5,6,7,9,10,11,13,17,18,19,20,21,22,23,24,26,28,32,34,35,36,37,38,52,55,56> +3VS
<7,13,20,23,26,27,30,35,48,49,50,51,55> +3VALW


11/26 change CONN.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title IO CON	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-D707P
				Date: Wednesday, May 11, 2016	Rev v0.2
				Sheet 33	of 60




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN		
				Size B	Document Number LA-D707P	Rev v0.2
Date: Wednesday, May 11, 2016				Sheet	34	of 60




For +1.8V_PRIM Discharge




For meet tPLT17 & tCPU28 power down sequence.
tPLT17 : 1us (Max)
tCPU28 : 1us (Max)




For meet tPLT15 power down sequence(Un-Stuff)
tPLT15 : 1us (Max)



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/10/09		Deciphered Date		2015/12/31		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DC Interface			
						Size	Document Number	Rev	
		Custom	LA-D707P				v0.2		
		Date:	Wednesday, May 11, 2016		Sheet	35 of 60			






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN_PCIE/DP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-D707P	v0.2
				Date:	Wednesday, May 11, 2016	Sheet 36 of 60





+1.5VS to +1.5VS_VGA (2.096A)

Delete +1.5VS to +1.5VS_VGA power switch

**+3VS to +3VS_VGA (25mA)****+1.8V_PRIM to +1.8VS_VGA (311mA)****+1.0V_PRIM to +1.0VS_VGA (4.016A)****370mA (HDMI) 188mA (Display Port)**


No Use GPU Display Port output

<DB> CHANGE TO +1.0VS_VGA








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-D707P
				Date	Wednesday, May 11, 2016
				Sheet	38 of 60
				Rev	v0.2


+3VS_VGA	10uF	1uF	0.1uF
VDDR3 25mA	0	2 (1@)	1




50

Memory Partition A - Lower 32 bits










Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date				Deciphered Date				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						HW Reserve					
						Size		Document Number		Rev	
						Custom		LA-D707P		v0.2	
						Date:		Wednesday, May 11, 2016		Sheet 44 of 60	



2014-10-06:
Change EC Power Rail Name

+3VALW_EC


PR7
16.2K_0402_1%

PH1
100K_0402_1%_NCP15WF104F03RC


VCIN0_PH <26>

ECAGND <26>

	Initail	Recovery
45W UMA	0.65V	0.45V
65W DIS	0.95V	0.67V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Wednesday, May 11, 2016
				Sheet	46 of 60
				Rev	v0.2



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CHARGER(BQ24725)		
				Size	Document Number	Rev
Date:				Wednesday, May 11, 2016	Sheet	47 of 60


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title 3VALW/SVALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D707P
					Rev v0.2
Date:		Wednesday, May 11, 2016		Sheet	48 of 60


Module model information

RT8207M_V1.mdd For Single layer
RT8207M_V2.mdd For Dual layer


Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.


0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A












Security Classification		Compal Secret Data			
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Rev v0.2
				Date: Wednesday, May 11, 2016	Sheet 50 of 60










Title			
VCC_CORE_U22(NCP81206)			
Size	Document Number		Rev
Date:	Wednesday, May 11, 2016	Sheet	52 of 60











Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Wednesday, May 11, 2016	v0.2
				Sheet	56 of 60

+VGA_CORE**+VGA_CORE****+VGA_CORE****+VGA_CORE**

560u X 3
2.2u X 16
10u X 8
1u X 3
0.1u X 2

+VGA_CORE**+VGA_CORE****+VGA_CORE**

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title VGA_CORE_CHIP DECOUPLING		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-D707P	Rev v0.2
				Date:	Wednesday, May 11, 2016	Sheet 57 of 60



CPU DC/DC	
NCP81206 52~54	
INPUTS	OUTPUTS
B+	VCC_SA VCC_GT VCC_VORE
SYSTEM DC/DC	
RT8243AZQW 48	
INPUTS	OUTPUTS
B+	+5VALW/+3VALW
SYSTEM DC/DC	
RT8207P / 8032 49	
INPUTS	OUTPUTS
B+	+1.2V_VDDQ +0.6V_0.6VS
SYSTEM DC/DC	
SY8286 50	
INPUTS	OUTPUTS
B+	+1.0V_PRIM
SYSTEM DC/DC	
SY8032A 51	
INPUTS	OUTPUTS
+3VALW	+1.8V_PRIM
SYSTEM DC/DC	
RT8880 56~57	
INPUTS	OUTPUTS
B+	+VGA_CORE
SYSTEM DC/DC	
SY8286 55	
INPUTS	OUTPUTS
B+	+1.5VS_VGA

SKL_SI

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	52	Change Value	11/06	Power	(Set VR proctot# from 110C to 120C)	Change PR1115 and PR1125 Value 0 ohm to 1.07K ohm	
2	50	Change part number	11/06	Power	Change from 5x5 choke to 7x7 follow Candy design	Change PL602 part number from SH00000Z200 to SH00000YE00	
3	55	Change part number	11/06	Power	Change from 5x5 choke to 7x7 follow Candy design	Change PLW1 part number from SH00000Z200 to SH00000YE00	
4	48	Add Jump	11/18	Power	For easy debug	+3VL and +VL add Jump	
5	55	Add Net	11/18	EE	For VGA CORE sequence and VID error issue	Delete PG pin test point VRAM_PG Add Net VRAM_PG	
6	56	pop to unpop unpop to pop	11/18	EE	For VGA CORE sequence and VID error issue	PRV61 from unpop to pop PRV78 and PCV102 from pop to unpop	
7	56	Add Net and R	11/18	EE	For VGA CORE sequence and VID error issue	Add Net VRAM_PG Add PRV79	
8	47	Change jump to ISN choke	11/24	EMI	EMI ISN issue	Delete jump PJB9 Add ISN choke PL201	
9	48	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL7	
10	49	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL10	
11	50	Change jump to Bead	11/24	EMI	EMI power noise issue	Delete jump PJB3 Add Bead PL1207	
12	53	Change jump to Bead	11/24	EMI	EMI power noise issue	Delete jump PJB5 Add Bead PL1201 PL1202	
13	55	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL1208	
14	56	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL1209 and PL1210	
15	55	Change R Value Change C unpop to pop	11/24	EE	HW f i net une VRA Mpo wer sequence	Change PRW5 value from 0 ohm to 22K ohm Change PCW12 from unpop to pop (VGA sequence)	
16	53	Change Common part	11/6	Power	(Change to Common part)	Change PC1331 PC1383 PC1390 from SGA20331E10 to SGA00009S00	

Item	Page	Title	Change Description	Date
1	56	Modify VGA_CORE OCP	1. Change PRV73 Value 1K ohm to 11K ohm 2. Change PRV71 Value 124K ohm to 64.9K ohm 3. Change PRV75 Value 2.5K ohm to 8.66K ohm	2015-12-12
2	47	space saving	Change PC221 0603 to 0402 size	2015-12-12
3	47,49, 50,51, 52,56	Change 0 ohm to short pad	Change PR63, PR94, PR215, PR603, PR1129, PR1130, PR1142, PR115 1, PR1152, PR1157, PR1158, PR1165, PR1815, PRM27, PRV45 , PRV48, PRV50, PRV79, PRV6, PRV67 from 0 ohm to short pad	2016-1-4
4	48,49, 55,56	Delete Jump or Bead(Co- lay)	Delete Co-Lay Bead PL7, PL10, PL1208, PL1209, PL1210	2016-1-7
5	53	Delete WOC_GT, WOC_CORE Co-Lay caps	Delete Location PC1331 Footprint, PC2123 from unpop to pop Delete Location PC1390 Footprint, PC2124 from unpop to pop	2015-12-12
6	53,56	High Low Side MOS Matrix request	Change PQ1201, PQ1205, PQV1, PQV21 from SB00000J200 to SB00000S800	2015-12-12
7	52,53, 54	CPU transient request	Change PC1353, PC1363, PC1355, PC1356, PC1357, PC1354, PC1364 , PC1358, PC1351, PC1370, PC1360, PC2010, PC2013, PC201 1, PC1367 from pop to unpop Change PC1107 from 1000P to 820P PC1108 from 390P to 33P, PC1108 from unpop to pop PC1104 from 2200P to 3300P PR1103 from 1K to 649	2015-12-12
8	50	1V OVP issue (HW Low switch second source issue)	Delete jump PJ601 and add output MLOC PC615, PC616, PC617, PC618 PR607 from unpop to pop	2016-1-7

SKL_PV

Title		Power_PIR(SI)
Size	Document Number	Rev
C	LA-B707P	v0.2
Date:		Wednesday, May 11, 2016
Sheet		59 of 60

P. I. R.
List

KBL_SI

Item	Page	Title	Change Description	Date
1	50,55	Change 0 ohm to short pad	Change PR607,PRV28,PRV29 from 0 ohm to short pad PRW8 from unpop to pop , change PRW8 from 0 ohm to short pad	2016-2-19
2	53,56	High Low Side MOS Matrix request	Change PQ1201,PQ1205,PQV1,PQV21 from SB000003S00 to SB00000JZ00(Change to Main source)	2016-2-19
3	54	Add IA_Core Output capacitor	Add IA_Core Output capacitor 0603 22uF(PC2014) for IccMAX=32A	2016-2-24

KBL_PV

Item	Page	Title	Change Description	Date
1	47	ADP_I resistance	Change PR223 from short pad to 0 ohm	2016-4-28
2	52	IOccmax from 29A to 32A	Change PR1121 from 20.5K to 29.4K Change PR1137 from 61.9K to 52.3K Change PR1134 from 33.2K to 28K	2016-4-28
3	53,56	High Low Side MOS Matrix request	Change PQ1201,PQ1205,PQV1,PQV21 from SB00000JZ00 to SB000003S00 (Change to 2nd source)	2016-4-28
4	49	Add 2nd source	Change PU3 from RT8207P (SA00007IH00) to G5616B (SA00008PH00)	2016-4-28
5	48	Add 2nd source	Change PU2 from RT8243A(SA00005VH00) to UP1590PQKF (SA00007DS00)	2016-4-28